i.MX6ULL Porting Log (02): Project Layout, a Serial Port Trap, and the Current Board Baseline 2026-03-22 · Dev.to Read full story at source